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Modern experiments with fundamental quantum systems – like ultracold atoms, trapped ions, single photons
– are managed by a control system formed by a number of input/output electronic channels governed by
a computer. In hybrid quantum systems, where two or more quantum systems are combined and made
to interact, establishing an efficient control system is particularly challenging due to the higher complexity,
especially when each single quantum system is characterized by a different timescale. Here we present a
new control apparatus specifically designed to efficiently manage hybrid quantum systems. The apparatus is
formed by a network of fast communicating Field Programmable Gate Arrays (FPGAs), the action of which
is administrated by a software. Both hardware and software share the same tree-like structure, which ensures
a full scalability of the control apparatus. In the hardware, a master board acts on a number of slave boards,
each of which is equipped with an FPGA that locally drives analog and digital input/output channels and
radiofrequency (RF) outputs up to 400 MHz. The software is designed to be a general platform for managing
both commercial and home-made instruments in a user-friendly and intuitive Graphical User Interface (GUI).
The architecture ensures that complex control protocols can be carried out, such as performing of concurrent
commands loops by acting on different channels, the generation of multi-variable error functions and the
implementation of self-optimization procedures. Although designed for managing experiments with hybrid
quantum systems, in particular with atom-ion mixtures, this control apparatus can in principle be used in
any experiment in atomic, molecular, and optical physics.
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I. INTRODUCTION
Over the last few decades, there has been an impressive
progress in the experimental study of quantum physics,
specifically in our ability to control and manipulate fun-
damental quantum systems like atoms, ions, photons.
This progress has been possible thanks to the devel-
opment of several experimental techniques in Atomic,
Molecular, and Optical (AMO) physics — such as laser
cooling1, atom and ion trapping2, preparation and detec-
tion of single photons3, etc. — which are often combined
together in a single experimental run. Experiments are
performed by controlling the action of different parts of
equipment (lasers, actuators, power supplies, RF synthe-
sizers, etc.) in a synchronous sequence, in order to make
ensemble measurements in which a specific temporal se-
quence is repeated while one or a few parameters are
changed at a time.
In recent years, a great deal of development in AMO
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physics has grown out of research on hybrid quantum
systems, i.e. composite physical systems made of two or
more quantum systems realized in the same experimen-
tal apparatus. This novel approach aims at exploiting
the specific features of each single system and the inter-
actions arising between them in order to tackle physi-
cal and technological problems with new strategies. Ex-
amples of hybrid quantum systems include atom-photon
interfaces4, quantum gases coupled to membranes5, and
atom-ion systems6. Realizing experiments with hybrid
quantum systems is technically very demanding, since
the number of resources used in experimental setups —
such as number of lasers, RF sources, electronic equip-
ment, etc. — is considerably larger than in standard
AMO experiments, making the realization and control of
an experimental sequence more challenging.
Typically, AMO physics experiments are controlled by
a single desktop computer provided with a number of
modules mounted directly on the mother-board with PXI
style connections or gathered in an external chassis con-
nected to the PC. These modules can have different pur-
poses, typically acquiring data, triggering and synchro-
nizing devices, generating digital, analog and RF signals,
2and performing measurements. The desired temporal se-
quence of electronic signals is typically pre-loaded into a
local buffer memory, and then executed after an external
trigger is provided.
However, adapting these control systems to exper-
iments with hybrid quantum systems is a non-trivial
problem. On the one hand, the equipment that has
to be used to control the experiment will in general
be larger and more diverse than in ordinary AMO
experiments. On the other hand, the typical timescale
for the preparation of each quantum system may be
very different. For instance, the typical duration of
an experiment with trapped ions is on the order of
tens of milliseconds, while the temporal sequence for
preparing a quantum gas of neutral atoms can last up
to several tens of seconds. As a result, it can be difficult
to efficiently manage a hybrid quantum system with the
most common control systems based on the execution of
pre-loaded sequences. Consequently, the control system
can become an unexpected bottleneck and a serious
limitation for this kind of setup.
Here we present a novel control system – both hard-
ware and software – specifically designed to meet the
needs of experiments with hybrid quantum systems,
e.g. a mixture of trapped ions and a quantum gas of
neutral atoms. The hardware of the control system
is based on a new electronic board in which digital
and analog inputs and outputs, as well as RF signals,
are generated in a synchronized way. The hardware is
formed by a number of identical slave boards, governed
by a master board in a tree-like, scalable configuration.
The boards do not only execute pre-loaded buffers,
but the different input/output (I/O) channels can be
independently controlled at any time. This property
makes it possible to create more elaborated routines, e.g.
distinct subsets of channels can execute loops in parallel,
and loops can be optimized while being executed. The
full action of the hardware is managed through a novel
software having a base structure characterized by a
tree-like structure as well. This structure ensures the
possibility to manage both commercial and home-made
instruments, to centralize the control and the clock
signal, to perform multiple actions at the same time,
and to recycle and optimize commands sequences.
This paper is organized as follows. In Sec. II the hard-
ware is presented. First, we will describe the specification
of the boards and the hardware structure. Then, we will
provide an insight into the main electronic board model,
and present its main features. In Sec. III we will illustrate
a novel software provided with a user-friendly GUI, and
designed to be a general platform for controlling hybrid
systems and AMO physics experiments. Finally, Sec. IV
is devoted to the conclusions.
II. HARDWARE ARCHITECTURE
In general, in AMO experiments the time sequence
is implemented through the synchronous action and de-
tection of several electronic signals. These typically in-
clude analog and digital output signals – e.g. used to
drive and control the action of single actuators like piezo-
electrics, or commercial devices such as synthesizers and
power supplies – and RF signals – which can be used
e.g. for spectroscopy7, for manipulating atom traps8, or
to drive acousto-optic (AOM) and electro-optic modula-
tors (EOM). Additionally, input and output channels are
needed to acquire signals from the quantum systems, to
measure and monitor the experimental sequence (e.g. by
measuring magnetic fields or laser powers), and to ac-
tively control the experimental parameters through ded-
icated controllers like proportional-integrative-derivative
(PID), or through self-optimization algorithms9.
A possible strategy for realizing a hardware control sys-
tem can be to assemble a custom apparatus with commer-
cial devices. There are several types of products available
on the market, e.g. programmable generators for both
digital and analog outputs10, or more complete control
systems that offer custom solutions for pulse generation
and data acquisition11–14. These modular solutions usu-
ally come with their own software, and often with dedi-
cated libraries for controlling them with home-made pro-
grams written in free programming languages or in com-
mercial environments, e.g. LabVIEW (see Sec. III for
a more detailed description of possible control software
solutions). Several companies offer a broad selection of
cards for acquiring data, generating digital and analog
signals, triggering and synchronizing devices, with dif-
ferent levels of resolution and speed11–14. Nevertheless,
all commercial systems have their own limitations which
derive from their specific architecture. For instance, the
modular solution offered by Artiq Sinara14 is character-
ized by an architecture in which an FPGA-based master
board controls a number of slave boards, each of which
is tailored for a specific task (analog output, synthesizer,
etc). This solution can limit the fast communication be-
tween the different input/outputs, since the data must al-
ways pass through different slots. Moreover, many com-
mercial solutions, like the fastest control boards of Na-
tional Instruments11, do not allow to execute concurrent
tasks, which instead would be a relevant feature for con-
trolling complex experimental setups.
Our choice is to build a control hardware as a network
of FPGAs, one per slave board, in order to keep the sys-
tem as flexible as possible. This strategy leads to clear
advantages: for instance, a fast communication between
different input and output channels can be locally real-
ized by the FPGA placed on a slave board, permitting
to run simultaneous tasks, like changing the output of a
channel in real time while other channels are executing
other operations.
In this section we will give a general overview of our
hardware architecture, and a detailed description of the
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FIG. 1. Example of the tree structure of the electronic hard-
ware. The main master board communicates to the computer
and coordinates the action of up to 6 slave boards. In case
more slaves are needed, additional masters can be connected
to a master present at any level of the tree.
boards.
A. General strategy
Our strategy is to design a single electronic board
(slave) that can realize – in a limited number – the differ-
ent types of I/O signals that are needed to run an AMO
experiment, and to implement it into a scalable struc-
ture so that the number of channels can be increased by
adding more slots to the general hardware (see Fig. 1).
One of the advantages of this architecture is that only
two different kinds of board have to be designed, thus
reducing the complexity of the electronic hardware. The
action of the slave boards is controlled and reconfigured
by one or more masters, which can independently con-
trol the electronic signals generated by the slaves. For
instance, while a number of I/O channels are executing a
loop, others can execute different commands in real time.
Moreover, the hardware is structured in such a way
that the master (and thus the slaves) boards can be con-
trolled also from different computers at the same time.
Finally, another relevant advantage of our hardware is
that it needs a single power supply of +12 V. This means
that the whole system can in principle be powered by ex-
ternal batteries, thus making it possible to detach the
system from the (noisy) line and to control portable
experiments15.
B. Hardware architecture: the tree structure
FPGA chips are the best means to reliably produce and
detect fast and precise electronic signals, since they are
programmable and ensure synchrony and a high power
of parallel calculus. However, driving a complex experi-
ment with a single FPGA chip is impossible, because the
finite number of I/O pins in the FPGA would limit the
number of signals that can be processed. Our solution
is to realize a network of FPGAs that are linked with
a fast connection protocol, and that control Analog-to-
Digital Converters (ADCs), Digital-to-Analog Convert-
ers (DACs), and Direct Digital Synthesizers (DDSs).
The hardware is formed by only two distinct types of
modules:
Master: it handles the communication with the comput-
ers by using the Local-Area Network (LAN) stan-
dard, collects the data, and coordinates the slave
boards. This module is based on a System on Chip
(Cyclone V SOC) that integrates an FPGA and a
processor. The latter increases the versatility of the
hardware, since, with respect to an FPGA, it allows
to execute more complex algorithms and tasks.
Slave: it includes an FPGA and all the front-ends. Each
module has two DDSs, four ADCs, and four DACs
on board. A more detailed description of the slaves
will be given below (Sec. II C).
In order to make the system scalable and the dis-
tributed computation possible, we have opted for a mod-
ular architecture of the electronics based on a tree-like
structure (see Fig. 1 for an example). The main mas-
ter board is connected to the computers through a LAN
and manages the entire system. Due to the limitations
of the FPGA, no more than six devices (slave boards or
secondary masters) can be connected to the main mas-
ter. The simplest configuration (six slaves connected to
a master) is characterized by 24 ADCs, 24 DACs, and
12 DDSs used as RF generators. The number of the
RF generators can be further increased by using the Nu-
merically Controlled Oscillator embedded into the DACs,
thus reaching 24 sources of RF signals. However, if six
slave boards were not sufficient, a second master can be
substituted to a slave and connected to the main master;
then, up to six other slaves can be linked to the second
master, expanding the system to 11 slaves and 2 masters.
Interestingly, this architecture makes the system scalable
without any fundamental limitation, since an arbitrary
number of master nodes can be added to the tree.
Within this structure, it becomes vital that the com-
munication between the modules is as fast as possible,
in order to avoid delays and synchronization losses. To
this end, we used a fast serial link (up to about 3 Gbps)
to interconnect the boards by exploiting the transceivers
embedded in the FPGAs. The most efficient communi-
cation is realized between modules that are connected
to the same master and physically close in space (e.g.
mounted on the same rack). However, slaves on differ-
ent tree levels, i.e. connected to different masters, will
suffer from a reduced data bandwidth. For instance, let
us imagine a certain amount of data sent from an ADC
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FIG. 2. A slave module image. The board is equipped with
an FPGA, two DDSs, two Precise ADCs, two Precise DACs,
a Fast ADC and a Fast DAC, both of them having double
inputs and outputs.
to a DAC for the purpose of creating a custom digital
transfer function. In case the ADC and the DAC are on
the same slave module, the full data rate (100 MSa/s)
and the lowest latency (few clock cycles) can be reached.
Instead, if they are on different slave modules yet con-
nected to the same master, the sample rate is about one
order of magnitude lower, causing more latency between
input and output. The bandwidth would be lowered by
an additional order of magnitude if the slave modules are
interconnected through different masters. Still, in most
cases a “fast” communication is needed only between el-
ements that are physically close. Moreover, delays can
be characterized and compensated for, and feedback cir-
cuits involving I/O channels on “far” modules can easily
reach 100 kHz of bandwidth, a number that is sufficient
for most applications in AMO experiments, and that can
be enhanced to more than 1 MHz when the input and
output channels involved are located in the same slave
board.
C. A focus on the slave module design
An image of the slave module is shown in Fig. 2. A
slave board hosts:
• 2 Direct Digital Synthesizers (DDS) outputs having
frequency range 0.1-400 MHz (AD9910, 1 GSa/s, 14
bits)
• 2 “fast” Analog-to-Digital Converters (FADC) with
sampling frequency of 100 MHz and resolution of
16 bits. Both FADCs are provided by a single in-
tegrated circuit (LTC2184, 100 MSa/s, 16 bits)
• 2 “fast” Digital-to-Analog Converters (FDAC) out-
puts with sampling frequency of 800 MHz @ x8 in-
terpolation and resolution of 16 bits. Both FDACs
are provided by a single integrated circuit (AD9788,
800 MSa/s, 16 bits)
• 2 “precise” Analog-to-Digital Converters (PADC)
inputs having a sampling frequency ∼100 kHz and
resolution of 18 bits (AD7982, 1 MSa/s, 18 bits,
98 dB SNR @1 kHz input)
• 2 “precise” Digital-to-Analog Converters (PDAC)
outputs with sampling frequency of ∼100 kHz and
resolution of 18 bits (AD5780, 1 MSa/s, 18 bits,
±1 LSB INL, 8 nV/√Hz)
• 1 FPGA communicating with the master board,
governing ADCs, DACs and DDSs, and pro-
viding 2 digital inputs and 6 digital out-
puts (5CGXFC5C6F23C7N, 77 k Logic Elements,
4.5 Mb RAM, 6 transceivers, 240 I/O pins)
• 1 ultrafast clock fanout buffer for high speed appli-
cations (ADCLK948, 8 outputs)
We specifically devised the combination of precise but
slower (18 bits, 100 kHz sampling frequency) and fast but
less precise (16 bits, 100 MHz) ADCs and DACs on the
same board in order to ensure the maximum flexibility:
while for certain applications it is important to have a
precise I/O and the bandwidth is non-critical or it is
naturally limited by the actuator (i.e. the application of
a DC voltage to a trapped ion, or the control of a mag-
netic field ramp), in other applications one may need
to generate faster I/Os. For instance, the fast DACs
could be used as RF sources for applications in which a
relatively low frequency (<100 MHz) is needed, e.g. for
driving low-frequency AOMs, EOMs or beam deflectors,
thus practically doubling the number of RF signals gen-
erated by the same slave board. ADCs and DACs have
opamp-based signal conditionings that allow to set the
input/output voltage range. The latter is any voltage
interval comprised within -5 V and +5 V.
The front-ends of the slave board are equipped with
the circuitry needed to ensure the proper operation
of the corresponding integrated circuits. To this end,
the DDS outputs have a transformer to convert the
differential signal to a single ended one, two optional
400 MHz low pass filters, a configurable attenuator and
a fixed gain amplifier, while the FADC inputs have an
opamp to uncouple the impedance and a single-ended to
differential converter to provide the proper signal to the
integrated circuit (LTC2184). By changing the values of
capacitors and resistors, the FADC bandwidth can be
tuned on the basis of specific experimental needs (see
Fig. 3).
The entire system has a common reference at 100 MHz
located in the master and disseminated to the nodes of
the tree-like structure with a matched length of paths
(with millimeter precision). The clock distributor AD-
CLK948 (Analog Devices) – present on each slot – pro-
vides the clock directly to the FPGA, ADCs, DACs and
DDSs, ensuring the synchronization of components with
a time resolution of 10 ns. The biggest contribution to
5FIG. 3. Tuning the FADC transfer function. In the figure we
show the magnitude (solid lines) and phase (dashed lines) of
the transfer functions at the minimum (130 MHz @ -3 dBm
– blue lines) and maximum (360 MHz @ -3 dBm – red lines)
achievable cut-off frequencies (blue and red filled circles, re-
spectively).
the clock skew is the latency of the components (on the
order of 100 s of ns), principally due to their pipelines.
However, it can be compensated with the FPGA reaching
values of about ±5 ns. Other minor contributions come
from the skew of the components (e.g. ADCLK948 has
a skew of 45 ps), and trace lengths mismatching (< 1 mm
that implies a skew less than 5 ps). The clock jitter is
less than 1 ns.
The time resolution can be reduced to 5 ns by using the
internal phase-locked loop (PLL) of the FPGA to double
the FPGA clock from 100 MHz to 200 MHz. This can be
very useful e.g. to measure the fluorescence of atoms and
ions with a single slave slot. Actually, the signals of a
photon counter (e.g. Hamamatsu HH11870, which pro-
vides a pulse of amplitude 2.2 V and width 9 ns for each
detected photon, with a pulse pair resolution of 18 ns) can
be directly fed to a digital input of a slave and counted
by the local FPGA, since the time resolution is smaller
than the input pulses duration. The time resolution can
be further improved to the 100 ps level by using a Vernier
delay line within the FPGA16. However, in such situa-
tion the delay line can suffer from possible instabilities of
the power supply, which can arise if other outputs of the
FPGA are concurrently used. In addition, the FPGA can
be exploited as a counter for a limited period of time –
depending on the “brightness” of the source and the effi-
ciency of the photons collection –, because of the limited
size of the FPGA internal memory available for the in-
puts time tags collection. To circumvent this limitation,
a possible strategy for increasing the time acquisition is
to transfer the information from the slave board to an ex-
ternal memory managed by the master board onto which
the data can be routed through a fast serial link. There-
fore, in experiments where the detection is realized by
counting a small number of photons (up to 1 million per
second) with a relatively low time resolution, our system
can be extremely useful, since these data are available
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to perform fast operations in real-time. For example,
the FPGA counter could be used to detect the internal
state of an ion with an electron shelving technique and
to perform fast feedback actions on the ion following the
state measurement. On the contrary, in experiments in
which detection of the quantum system requires counting
photons for a long period of time and with a high time
resolution, it can be more advantageous to use an exter-
nal time-to-digit converter board (e.g. TDC8HP from
RoentDek Gmbh) with an external trigger option that
enables a synchronization with the control system.
Another typical method for detecting particles in
AMO experiments is by using CCD cameras. The
operation of CCDs can be syncrhonized to the control
system with the aid of external triggers, but the analysis
of the data must be carried out by a dedicated software.
Regarding the DDS, the AD9910 is characterized
by a 14-bit DAC and a 1 GHz internal clock. The
data are loaded with 16-bit long words at a speed of
6100 MSa/s. The internal pipeline causes a data latency
of approximately 100 ns. The output signal can be
rapidly switched off by setting to zero the numerical
amplitude in the dedicated DDS register, since for this
value the output is null by construction. Spurious signals
related to the DDS internal operation like clock leakage
can still be present, though, in general, they are not
emitted at the frequency of interest. As a consequence,
the RF attenuation can be considered “infinite”. This
can be very important in some applications, e.g. in
avoiding light leakage from an AOM driven by the
DDS. Additionally, the outputs of all DDSs in the whole
system are phase coherent, since all the slave boards
share the same clock.
For what concerns the power supply, the boards
need to be fed only with ± 12 V, whereas the other
voltages required by the on-board components are
locally generated by using a combination of switching
and low-drop-out (LDO) linear regulators (see Fig. 4
and Fig. 5). In this way, it is possible to both gain power
efficiency and ensure that the components provide high
resolution and low noise I/Os. In addition, in order to
increase the noise performance, the analog circuitry is
supplied by using different regulators from the ones used
for the digital circuitry. The analog supply rails are not
shared with other components, thus reducing cross-talk
issues: all the required voltages are regulated close to
the specific section where they are needed.
In general, the PCB layout was designed to reduce dig-
ital and switching interference. For this reason, some
ground plane cuts were inserted to confine the noise
and protect the precision components. The FPGA is
placed at the center of the board with the fast compo-
nents around, while the precision section is placed in the
top left corner, protected by a ground plane cut. The
backplane connection is operated by a PCIe×8 connec-
tor. However, the module does not follow the PCIe stan-
dard, so the pin-out is custom made. This connector was
chosen because it is reliable, robust, cheap, it has a large
number of pins, and, most importantly, it supports fast
digital signals and controlled impedance, as required by
the gigabit serial interface between the slaves and the
master. Finally, the typical power consumption of each
slave board is approximately 12 W, which can increase
up to 16-17 W at full operation. In this regard, we have
placed six copper layers along the whole PCB to help
dissipating the heat.
D. FPGA architecture
The FPGA configuration is composed of several logic
blocks, as memories, multiplexers (MUXs), transfer func-
tions, and drivers. The latter are sections of the FPGA
devoted to interface the FPGA with the external devices:
master, ADCs, DACs, DDSs, etc. In particular, the
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FIG. 6. FPGA architecture. The bold lines stand for bundles
of connections, whereas the thin lines represent single links.
drivers (written in VHDL) allow to adapt the input data
to the component format and to translate the output of
that component into a readable format, thus simplify-
ing the incoming/outgoing communication between the
units. As shown in Fig. 6, the output data from both
the FADCs and the PADCs can be routed directly to the
master through the transceiver and the fast serial link,
or to a sink memory (which can be up to a tenth of the
FPGA memory, since we have 4 inputs and 6 outputs),
or to the DDSs and the DACs. Analogously, the output
components – DDSs, FDACs and PDACs – can receive
the input data from the input components, or from the
sink memory, or from the master. Additionally, a slower
service communication, the ”configuration bus”, was im-
plemented to set the parameters of the logic blocks into
the FPGA. For example, a FADC and a FDAC of a slave
board can be used, respectively, to probe an experimental
quantity and regulate a corresponding parameter with a
PID controller. In this case, the data from the FADC
continuously flow to the FDAC through the multiplexer
and the PID transfer function, whereas their parame-
ters (MUX address and PID gains) are set by the master
through the configuration bus at the beginning of the
run. This PID regulation can be realized even with com-
ponents of different slaves, but with a lower bandwidth.
Finally, the FPGA has its own embedded memory
(4.5 Mb) where the data to be generated in an experi-
mental sequence are stored. In case the data amount
does not fit the local memory, the fast serial link allows
to expand the memory size by accessing the master mem-
ory.
E. Slave board testing results
We have characterized the performance of the I/O
of the electronic hardware with several measurements.
Fig. 7 shows the voltage noise Power Spectral Density
(PSD) of the PDAC, while Fig. 8 shows the phase PSD
of the DDS. Both graphs reveal a low noise level and
low spurs of the PDACs and DDSs outputs, as expected
from the design: there we posed particular attention in
7FIG. 7. Voltage noise power spectral density of the precise
DAC (PDAC).
FIG. 8. DDS phase noise power spectral density. The mea-
surement was taken with 1 GHz direct clock and 23.4 MHz
output frequency.
the disposition of the components on the board, and in
the partition of the board in specific sectors in order to
reduce the cross talk and ensure short supply rails.
Both the differential and integral nonlinearity (DNL
and INL) of DACs and ADCs are within the ±2 LSB
limit. As an example, Fig. 9 and Fig. 10 show respec-
tively the DNL and INL of both FDACs (800 MSa/s).
The latency measured between the FADC and FDAC
of the same board with a direct stream of data inside
the FPGA is on the order of 200 ns. This time interval
also includes the conversion from the analog to the digital
domain and vice versa.
Finally, the transceivers have been tested in a loop-
back configuration through a 40 cm path length using the
transceiver toolkit provided by Altera. The transmission
link is able to work with zero Bit Error Rate (BER) at
1 Gbps, 2.5 Gbps and 3.2 Gbps, at the limit of the man-
ufacturer specifications.
FIG. 9. Differential nonlinearity as a function of the code
in LSB for both FDACs present on board (channel 1/2 in
red/blue).
FIG. 10. Integral nonlinearity as a function of the code in
LSB for the two FDACs present on board (channel 1/2 in
red/blue).
III. THE CONTROL SOFTWARE: YGGDRASIL
In typical AMO experiments, a computer is used to
control the electronic hardware through a dedicated soft-
ware. To realize it, a common approach is to use com-
mercial libraries or proprietary data-driven programming
environments such as MATLAB or LabVIEW. The lat-
ter is widely used in AMO physics to quickly implement
software equipped with a graphic interface for control-
ling commercial boards (e.g. by National Instruments or
other companies11–13). LabVIEW programs are coded
in a visual language, where variables and functions are
depicted as graphical objects in a canvas, arranged and
connected by wires on the basis of the software aims. The
programming paradigm is based on data availability, so
the sections of the program can be executed as soon as
their input data are available. This inherently hinders
the creation of programs where the execution of sequen-
tial operations is requested, as in AMO physics control
experiments17. Developing scripts in MATLAB for man-
8aging instruments is also possible; however MATLAB is
more frequently exploited to code programs which read
data directly from the interfaced devices and elaborate
them.
The alternative approach is to write the control
software in a general-purpose programming language,
e.g. C#/C++18,19, Python20,21 or Perl22. Some of
these options are characterized by a text-based se-
quence programming approach20–22, which sacrifices
the graphical aspect and a user-friendly management.
Moreover, some of these already existing projects are
explicitly designed to control commercial devices instead
of custom instrumentations18; whereas others do not
offer enough flexible solutions, making them incapable of
quickly adapting the software to hardware modifications
or expansions19.
Given the presence of custom devices in our control
system and its capability of parallel manipulation of
I/O channels, we developed a new software23 – named
“Yggdrasil”24 – written in C++, a widely known,
well-documented and free programming language. The
main idea behind this project is to collect in a new
program some of the useful features that are already
present in the similar software developed in the AMO
physics community, e.g. the presence of an intuitive
graphical user interface, the possibility to easily extend
the software to new hardware, the ability to save
optimized sequences in order to reuse them in new ones,
and the possibility to implement automatized processes
like self-optimization21.
The Integrated Development Environment (IDE) used
for writing, debugging, analyzing and compiling the code
is Microsoft Visual Studio 2015. For the GUI, we adopted
the cross-platform application framework Qt25 (version
5.9), for which we could use an open-source license for
the purpose of developing an academic project with open-
source distribution. Qt provides a number of modules
containing optimized classes for managing threads, op-
erating on data clusters and containers and creating
GUIs by combining widgets. For plots and graphs rep-
resentation and mathematical expressions parsing and
solving, respectively “QtCustomPlot”26 widget and the
“Exprtk”27 toolkit library were integrated in the code.
In Fig. 11, a screenshot of the main window of Yggdrasil
is shown.
A. Yggdrasil sequence structure
From a technical point of view, Yggdrasil GUI is based
on a Multiple Document Interface (MDI) in which each
independent document plays the role of a sequence. A
sequence is generally defined as a set of time-ordered
commands on physical channels which describe an ex-
perimental cycle. Following the Model/View/Controller
(MVC) architecture pattern28, the backbone of a single
FIG. 11. Screenshot of Yggdrasil’s main interface. An ex-
ample sequence is displayed as an open wide document. The
navigation browser with the tree structure is docked on the
left, while the time table representation of the instructions is
on the right.
document/sequence is a model which collects different
types of data, such as digital and analog waveforms, de-
vice configurations, parameters definitions and any other
detail useful to define a cycle.
Similarly to the hardware, the structure of a Yg-
gdrasil’s document/sequence has been conceived as a
tree, where the root is an instance of a generalized
mother class containing the necessary methods for the
serialization of the data, the storage of the information
and the hierarchical linking to the other nodes of the
tree-like structure. The nodes, instead, are instances
of more specialized daughter classes which inherit the
properties, methods and attributes of the root mother
class, for the sake of code saving and efficiency. For
example, the parameters defined in a given sequence are
collected in the container “Parameters”. Within the tree
representation, each parameter is a node directly linked
to the common node “Parameters”. The parameters and
even their collector are all instances of the same class
“Parameter”, heir of the root class. In this way, all the
parameters’ data can be easily managed and retrieved,
yet maintaining an essential code.
In Yggdrasil, the fundamental constituents of an
experimental sequence are called “elements”. They
principally contain a vector of numbers analytically or
numerically defined by the user, that are executed at
clock-pulse rate. The vector describes either a waveform
(for an analog channel) or a composition of digital
on/off pulses (for a digital channel) with a certain time
duration. Each element can be employed by placing
it in a structure named “channel”. A channel is just
a virtual container that gathers elements and empty
intervals in a time-organized queue. A real physical
channel is associated to the virtual channel: this oper-
ation establishes the analog or digital nature of all the
data contained, and relates them to the same physical
actuator. A collection of channels can be enclosed in
wider structures called “instructions”, which are then
arranged in “tasks”, as illustrated in Fig. 12. The duty
9FIG. 12. Sketch of an artificial sequence formed by three
tasks involving digital and analog tasks. The colored ar-
rows above/below the timeline indicate the starting points of
the instructions/tasks. Commands related to digital/analog
physical channels are drawn in blue/red as lines/waveforms.
See the text for the complete description.
of an instruction is to merge each data vectors of the
elements in a number of bigger vectors corresponding to
the different physical channels. This merging operation
is performed by respecting the “time position” of the
elements in the channels, the time schedule of the
instructions in the task and the associations between
physical and virtual channels (i.e. data vectors belonging
to different instructions but related to the same physical
channel have to be contained in the same final data
vector). In general, instructions can be overlapped in
time, but it is forbidden for a channel to execute more
commands at the same time. Finally, the tasks – which
can be independently optimized to obtain a result, e.g.
the creation of the largest possible quantum gas – can be
organized in a certain temporal order and in a given logic
relation between each other by conditional statements.
In fact, a task can represent just a section of a longer
routine, for instance the loading of the atoms in a MOT
or the operations which realize a quantum logic gate
on a crystal of trapped ions. The temporal disposition
of the tasks forms the “sequence”, the last construct
which describes the whole operations collection needed
to carry out an experimental routine.
An example of an artificial sequence is depicted in
Fig. 12. The reported sketch represents a sequence
involving five digital and two analog channels. The
simple-framed rectangles in each channel stand for the
elements arranged in a time order. The gaps between
them are automatically filled with the last value of the
previous element in the channel, whereas the starting
default value of the channels is always zero. As described
above, by associating a physical actuator to the virtual
channel (e.g. “Dig1”), the elements (both the yellow
elements and the violet one for “Dig1”) are interpreted
by the software as digital or analog commands, and
executed by the same physical channel linked to the
virtual one. Elements’ collections of different channels,
characterized in the sketch by colors, can be encapsu-
lated in the same instruction. The latter is a useful
structure for representing more complicated commands
acting on multiple channels. An example can be the
production of a Coulomb cystal of ions: this operation
can be performed by an instruction which contains
analog signals to drive the oven current and digital ones
to switch on/off the photoionization laser beam. Finally,
the instructions related to the same logic duty are
gathered in a common task, represented in the sketch
by the dashed-frame rectangles. For example, a task
can describe all the required commands and timings to
create a MOT of cold atoms or perform a quantum logic
gate on trapped ions.
This whole structure and all the data which define
it can be serialized in raw formats and stored in a
file by the software. Moreover, Yggdrasil is able to
import a sequence into another one: in this way, saved
and optimized tasks can be loaded as part of more
complicated sequences, in which they can be combined
with locally defined tasks. This makes the creation of
new sequences an efficient and faster process.
B. Software highligths
The main features of Yggdrasil include:
• The software controls each I/O channel of the hard-
ware, creates time sequences acting on subsets of
the available channels, and makes it possible to
combine loops in an intuitive and user-friendly en-
vironment.
• Creating automated loops of channels (both analog
and digital), in which the value of a channel is auto-
matically changed at each repetition of the loop. In
this way, the software can perform a measurement
without a manual action from the user.
• Self-optimization of a specific task by performing
loops in which the value of a channel is changed
at each repetition, while the software monitors a
measured quantity through an input channel. This
feature could permit, e.g., to implement a self-
optimization of a cooling cycle with the goal of
maximizing the number of atoms in a quantum gas.
• Performing loops in parallel on different subsets of
channels. This option can be useful for optimiza-
tion routines in experiments with hybrid quantum
systems in which there is not a common timescale
for all the parts of the experiment. For instance, in
an atom-ion system this feature will make it pos-
sible to use the time needed to collect atoms in a
magneto-optical trap for performing independent
experiments on the trapped ions.
10
• Changing the value of a channel in real-time, while
other channels are performing loops. With this fea-
ture a user could perform maintenance on part of
the experimental apparatus, while the remaining
part of the apparatus is used to perform experi-
ments.
• Possibility of executing loops with conditional
statements based on the previous measurements.
This option is used to make the software “decide”
what loop should be executed depending on the
result of a measurement. In ion trapping, for in-
stance, this option could make the system auto-
matically run a time sequence for loading an ion in
the trap if a previous measurement shows that the
ion was lost from the trap.
• Possibility to extend the software control over
equipment connected to the PC via USB or serial
port, such as spatial light modulators, Arduino mi-
crocontrollers, photodiodes and commercial cam-
eras.
These features make the software compatible with self-
learning and self-optimization processes9.
IV. CONCLUSIONS
We have realized a new control system – composed
by both an electronic hardware and a control software –
designed for managing experiments with hybrid quantum
systems.
The hardware is composed of two main types of boards,
a slave board that realize all the I/O channels, and a
master board that interconnects and governs the slave
boards. The I/O channels include low noise analog and
digital signals, and RF outputs. The boards can be ar-
ranged in a hierarchical structure that ensures scalability
and a fast and efficient operation of the channels thanks
to the on-board FPGAs.
The software shares the same tree-like structure of the
hardware, and is specifically designed to exploit all the
features of the control electronics. These features include
the possibility of changing in real-time the value of a
channel while other channels are performing a loop, the
possibility of combine loops of channel subsets in order
to perform concurrent experiments, and the possibility of
performing self-optimizing routines that automatize part
of the experimental work. Although the control system
was conceived for controlling a hybrid system of ultracold
atoms and ions, it can be in principle used to control any
AMO physics or transportable experiments.
We hope that the ideas here described can be useful
and inspiring for other experimentalists that desire to
build their own control system.
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